Comments
yourfanat wrote: I am using another tool for Oracle developers - dbForge Studio for Oracle. This IDE has lots of usefull features, among them: oracle designer, code competion and formatter, query builder, debugger, profiler, erxport/import, reports and many others. The latest version supports Oracle 12C. More information here.

2008 West
DIAMOND SPONSOR:
Data Direct
SOA, WOA and Cloud Computing: The New Frontier for Data Services
PLATINUM SPONSORS:
Red Hat
The Opening of Virtualization
GOLD SPONSORS:
Appsense
User Environment Management – The Third Layer of the Desktop
Cordys
Cloud Computing for Business Agility
EMC
CMIS: A Multi-Vendor Proposal for a Service-Based Content Management Interoperability Standard
Freedom OSS
Practical SOA” Max Yankelevich
Intel
Architecting an Enterprise Service Router (ESR) – A Cost-Effective Way to Scale SOA Across the Enterprise
Sensedia
Return on Assests: Bringing Visibility to your SOA Strategy
Symantec
Managing Hybrid Endpoint Environments
VMWare
Game-Changing Technology for Enterprise Clouds and Applications
Click For 2008 West
Event Webcasts

2008 West
PLATINUM SPONSORS:
Appcelerator
Get ‘Rich’ Quick: Rapid Prototyping for RIA with ZERO Server Code
Keynote Systems
Designing for and Managing Performance in the New Frontier of Rich Internet Applications
GOLD SPONSORS:
ICEsoft
How Can AJAX Improve Homeland Security?
Isomorphic
Beyond Widgets: What a RIA Platform Should Offer
Oracle
REAs: Rich Enterprise Applications
Click For 2008 Event Webcasts
SYS-CON.TV
Today's Top SOA Links


Aldec’s Active-HDL Verification Capabilities Enhanced to Support SystemVerilog Constructs and UVM

Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has greatly enhanced the verification capabilities of Active-HDL™, the company’s popular Windows-based Integrated Development Environment (IDE) for FPGA design creation and simulation.

These enhancements include the ability to compile and simulate SystemVerilog verification constructs, which in turn makes Active-HDL ideal for use in Universal Verification Methodology (UVM) test environments, and for functional coverage and constrained randomization simulations. In addition, a 64-bit simulation capability has been added by default to selected popular configurations, along with enhancements to Active-HDL’s block diagram and state machine editors.

“Aldec has supported UVM since version 1.0 was approved in 2011,” comments Louie De Luna, Director of Marketing. “We first supported the methodology with our high-end mixed HDL simulator Riviera-PRO, and we’re delighted that our Active-HDL IDE now also supports the latest UVM library as IEEE 1800.2-2017, as this makes life much easier for our users wishing to run third party Verification IP (VIP). Also, in addition to supporting native SystemVerilog verification constructs, VHDL packages can be compiled in such a way they can be used as SystemVerilog packages in the simulator.”

Active-HDL’s Installshield program has also been enhanced, and now supports 4k screens, plus the tool’s GUI has received a makeover; with menu changes, and new icons and dialog boxes.

First launched in 1997, Active-HDL is Aldec’s flagship IDE for FPGA design and verification. Today, the tool’s design flow manager can evoke more than 200 EDA and FPGA tools - during design entry, simulation, synthesis and implementation – and allows design teams to remain within a single environment during the entire FPGA development process. Active-HDL supports industry leading FPGA devices from Intel®, Lattice®, Microsemi™ (Microchip™), Quicklogic®, Xilinx® and more.

Active-HDL 11.1 is now available for download and evaluation.

About Active-HDL

Active-HDL™ is a Windows® based, integrated FPGA Design Creation and Simulation solution for team-based environments. Active-HDL’s Integrated Design Environment (IDE) includes a full HDL and graphical design tool suite and RTL/gate-level mixed-language simulator for rapid deployment and verification of FPGA designs.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.

About Business Wire
Copyright © 2009 Business Wire. All rights reserved. Republication or redistribution of Business Wire content is expressly prohibited without the prior written consent of Business Wire. Business Wire shall not be liable for any errors or delays in the content, or for any actions taken in reliance thereon.

Web 2.0 Latest News
The developments in Google’s Cloud Computing segment, especially the Cloud Machine Learning service, have been so rapid that Google calls it one of its fastest growing product areas. Google has been ramping up their Cloud Platform quite aggressively in recent months. Just a few weeks a...
Hiring a digital marketer starts as soon as you plan to launch a prototype of your innovative idea. But, without knowing anything about digital marketing, you may not be able to reach out to investors and target audiences. You can follow the following basic points to know the significa...
When we talk about the impact of BYOD and BYOA and the Internet of Things, we often focus on the impact on data center architectures. That's because there will be an increasing need for authentication, for access control, for security, for application delivery as the number of potentia...
While walking around the office I happened upon a relatively new employee dragging emails from his inbox into folders. I asked why and was told, “I’m just answering emails and getting stuff off my desk.” An empty inbox may be emotionally satisfying to look at, but in practice, you shou...
An update to the Web Content Accessibility Guidelines (WCAG) is coming. Did I lose you already? If you're not familiar with WCAG, it's a collection of guidelines that developers, designers and accessibility experts use to help ensure the apps and websites they create are accessible to ...
Subscribe to the World's Most Powerful Newsletters
Subscribe to Our Rss Feeds & Get Your SYS-CON News Live!
Click to Add our RSS Feeds to the Service of Your Choice:
Google Reader or Homepage Add to My Yahoo! Subscribe with Bloglines Subscribe in NewsGator Online
myFeedster Add to My AOL Subscribe in Rojo Add 'Hugg' to Newsburst from CNET News.com Kinja Digest View Additional SYS-CON Feeds
Publish Your Article! Please send it to editorial(at)sys-con.com!

Advertise on this site! Contact advertising(at)sys-con.com! 201 802-3021




SYS-CON Featured Whitepapers
ADS BY GOOGLE